DS04-28206-1E

ASSP 1 CHANNEL 8-BIT A/D CONVERTER

MB40528

DESCRIPTION

The MB40528 is a full parallel comparison (flash) type 8-bit resolution analog-todigital converter, designed for various video and image processing applications.

The MB40528 has 8-bit resolution 1 channel A/D converter. Input analog data are converted into digital data by the A/D converter in minimum 60 Mega samples per seconds (MSPS).


The analog data is provided in a range of DC +3V to +5V (2Vp-p level) and the output digital data in TTL level.

The MB40528 is fabricated by the Fujitsu's advanced bipolar process and housed in a 20-pin plastic DIP/SOP.

The MB40528 is suitable for various video and image applications.

FEATURES

- Conversion method : Full parallel comparison type
- 8-bit x 1 channel A/D converter :
- Max. 60 MHz input clock frequency providing 60 MSPS data conversion rate
- Linearity error : Typical +/-0.15%
- Analog input voltage range : 3V to 5V (2Vp-p level)
- Digital input/output voltage level : TTL level
- On-chip reference voltage generator
- Low power consumption : Typical 400mW
- Single +5V power supply
- Operating temperature range : -20°C to +70°C
- Fujitsu's advanced bipolar process
- Package options :
 - 20-pin plastic DIP (Suffix : -P)
 - 20-pin plastic SOP (Suffix : -PF)



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




Figure 1. Pin Assignment

To Top / Lineup / Index




Figure 2. Block Diagram

■ PIN DESCRIPTION

Table 1 lists the pin description of the MB40528.

Symbol	Pin No.	Туре	Name & Function
Power Supp	bly		
Vcc	13, 14, 18, 19	-	+5 V DC power supply pins.
GND	1, 11, 12, 20	-	Ground pins.
Clock			·
CLK	10	I	Clock input pin. The input voltage is a TTL level.
Analog Inpu	ıt		
VINA	16	Ι	Analog signal input pin. The analog data to be converted is input to this pin. The input voltage range is 3V to 5V (VRB to VCC).
Digidal Out	put		·
D1	2		
D2	3		
D3	4		
D4	5	0	8-bit resolution A/D converter outputs. The output voltage is a TTL level.
D5	6	0	Also, D1 pin is an MSB and D8 pin is a LSB.
D6	7		
D7	D7 8		
D8	9		
Refernce Vo	oltage Output		
Vrb	17	0	Reference voltage output pin. This pin outputs 0.6 x VCC [V] (Typ. 3V). An 1μ F or more capacitor having superior frequency characteristic should be connected to this pin. The capacitor must be connected near the device.
Others			
VRM	15	0	An intermediate voltage output pin. An intermediate voltage between VCC and VRB (Typ. 4V) is output from this pin. Normally this pin is left open.

■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

				(GND = 0V)
Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	Vcc	-	-0.5 ~ +7.0	v
Analog Input Voltage	VINA	-	-0.5 ~ VCC +0.5	V
Digital Input Voltage	Vind	-	-0.5 ~ +7.0	V
Storage Temperature	Tstg	_	-55 ~ +125	°C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

					(0	GND = 0V)
Parameter	Symbol	Condition	Value			Unit
Farameter			Min.	Тур.	Max.	Om
Supply Voltage	Vcc	-	4.75	5.00	5.25	V
Analog Input Voltage	Vina	-	Vrb	-	Vcc	V
Digital "H" Level Input Voltage	VIHD	-	2.0	-	-	V
Digital "L" Level Input Voltage	Vild	_	-	-	0.8	V
Digital "H" Level Output Current	Юн	_	-400	-	-	μΑ
Digital "L" Level Output Current	IOL	-	-	-	1.6	mA
Clock Frequency	fCLK	-	-	-	60	MHz
Minimum Clock "H" Level Pulse Width	twH	-	7.0	-	-	ns
Minimum Clock "L" Level Pulse Width	twL	-	8.0	-	-	ns
Operating Ambient Temperature	Тор	_	-20	_	70	°C

■ ELECTRICAL CHARACTERISTICS (RECOMMENDED OPERATING CONDITIONS OTHERWISE NOTED)

1. DC CHARACTERISTICS

(1) Analog Block

Parameter	Symbol	Condition		Unit		
Falameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution	-	-	-	8	_	bit
Linearity Error	LE	DC Accuracy	-	±0.15	±0.3	%
Differentioal Linearity Error	DLE	DC Accuracy	-	0.12	-	%
Analog Input Equivalent Resister	Rina	-	0.2	1.5	_	MΩ
Analog Input Capacitance	CINA	-	-	40	-	pF
Analog "H" Level Input Current	Ііна	VINA = VCC	-	-	210	μΑ
Analog "L" Level Input Current	IILA	VINA = VREF	-	-	200	μΑ
Reference Voltage	Vrb	-	0.6Vcc-0.1	0.6Vcc	0.6Vcc+0.1	V
Supply Current	Icc	_	_	80*	150	mA

* : Vcc = 5.0V, Ta = +25°C

(1) Digital Block


Parameter	Symbol	Condition		Unit		
Falameter			Min.	Тур.	Max.	Unit
Digital "H" Level Output Voltage	Vohd	Іон =-400μА	2.7	-	-	V
Digital "L" Level Output Voltage	Vold	Io∟ = 1.6mA	-	-	0.4	V
Digital "H" Level Input Voltage	Vihd	_	2.0	-	-	V
Digital "L" Level Input Voltage	VILD	_	-	-	0.8	V
Digital "H" Level Input Current	Інр	_	-	-	20	μΑ
Digital "L" Level Input Current	I ILD	_	-100	_	_	μΑ

2. AC CHARACTERISTICS

Parameter	Symbol	Condition	Value			Unit
Falameter			Min.	Тур.	Max.	Onic
Maximum Conversion Rate	fs	_	60	-	-	MSPS
Digital Output Delay Time	tpd	-	5.0	8.5	15	ns


To Top / Lineup / Index

Figure 3. AC Timing Chart



■ EQUIVALENT CIRCUITS







CINA: Non-linear Emitter-follower Junction Capacitance

RINA: Linear Resistance Model for Input Current Transition by Comparator Switching: finite value for VINA < VRB or when CLK=High

- $\mathsf{VRB:}$ $\mathsf{Voltage}$ at VRB pin (Not the VRB pin itself)
- IBIAS: Constant Input Bias Current
- VD: The base-collector junction diode of emitter-follower transistor.










Figure 6. Digital Input Equivalent Circuit






■ LINEARITY ERROR

1. Ideal Conversion Characteristic



VZT and VFT are the typical values when VCC = 5V and VRB = 3V.

2. Actual Conversion Characteristic



(NOTE) Refer to RECOMMENDED OPERATING CONDITIONS for a range of VINA inputs.

NOTES ON USE

1. Power Supply Patterns of the PCB

The power supply wire patterns (Vcc and GND patterns) of the PCB should be designed as wide as possible in order to reduce parasitic impedance.

Also, the V_{cc} and GND patterns which are connected to the V_{cc} and GND pins of the device must be handled and designed as analog system pattern and so, their circuit patterns must be separate from digital system patterns of other peripheral devices.


2. Switching Noise


In order to reduce switching noise as much as possible, high-frequency bypass capacitor must be connected between V_{CC} and GND pins and V_{RB} and GND pins.

In this case, the capacitor should be connected to the pins as near as possible.



■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9803 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.